

## OPA1632 High-Performance, Fully-Differential Audio Operational Amplifier

### 1 Features

- Superior Sound Quality
- Ultra Low Distortion: 0.000022%
- Low Noise: 1.3 nV/ $\sqrt{\text{Hz}}$
- High Speed:
  - Slew Rate: 50 V/ $\mu\text{s}$
  - Gain Bandwidth: 180 MHz
- Fully Differential Architecture:
  - Balanced Input and Output Converts Single-Ended Input to Balanced Differential Output
- Wide Supply Range:  $\pm 2.5\text{ V}$  to  $\pm 16\text{ V}$
- Shutdown to Conserve Power

### 2 Applications

- Audio ADC Driver
- Balanced Line Driver
- Balanced Receiver
- Active Filter
- Preamplifier

### 3 Description

The OPA1632 is a fully-differential amplifier designed for driving high-performance audio analog-to-digital converters (ADCs). It provides the highest audio quality, with very low noise and output drive characteristics optimized for this application. The OPA1632's excellent gain bandwidth of 180 MHz and very fast slew rate of 50 V/ $\mu\text{s}$  produce exceptionally low distortion. Very low input noise of 1.3 nV/ $\sqrt{\text{Hz}}$  further ensures maximum signal-to-noise ratio and dynamic range.

The flexibility of the fully differential architecture allows for easy implementation of a single-ended to fully-differential output conversion. Differential output reduces even-order harmonics and minimizes common-mode noise interference. The OPA1632 provides excellent performance when used to drive high-performance audio ADCs such as the [PCM1804](#). A shutdown feature also enhances the flexibility of this amplifier.


The OPA1632 is available in an SO-8 package and a thermally-enhanced MSOP-8 PowerPAD™ package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
OPA1632	SOIC (8)	6.00 mm x 4.90 mm
	MSOP-PowerPAD (8)	5.00 mm x 3.00 mm


(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Application Diagram



Typical ADC Circuit

#### THD + Noise vs Frequency



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>11</b>
<b>2 Applications</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>12</b>
<b>3 Description</b> .....	<b>1</b>	8.1 Application Information.....	<b>12</b>
<b>4 Revision History</b> .....	<b>2</b>	8.2 Typical Application .....	<b>13</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>9 Power Supply Recommendations</b> .....	<b>15</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>10 Layout</b> .....	<b>16</b>
6.1 Absolute Maximum Ratings .....	4	10.1 Layout Guidelines .....	16
6.2 ESD Ratings.....	4	10.2 Layout Example .....	18
6.3 Recommended Operating Conditions.....	4	<b>11 Device and Documentation Support</b> .....	<b>19</b>
6.4 Thermal Information .....	4	11.1 Documentation Support .....	19
6.5 Electrical Characteristics.....	5	11.2 Community Resources.....	19
6.6 Typical Characteristics.....	7	11.3 Trademarks .....	19
<b>7 Detailed Description</b> .....	<b>9</b>	11.4 Electrostatic Discharge Caution.....	19
7.1 Overview .....	9	11.5 Export Control Notice.....	19
7.2 Functional Block Diagram .....	10	11.6 Glossary .....	19
7.3 Feature Description.....	10	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>20</b>


## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision B (January 2010) to Revision C</b>	<b>Page</b>
<ul style="list-style-type: none"> <li>Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i>, <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section. ....</li> </ul>	<b>1</b>

## 5 Pin Configuration and Functions

D or DGN Package  
8-Pin SOIC or MSOP-PowerPAD  
Top View



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
Enable	7	I	Active high enable pin
V+	3	I/O	Positive supply voltage pin
V-	6	I/O	Negative supply voltage pin
V <sub>IN+</sub>	8	I	Positive input voltage pin
V <sub>IN-</sub>	1	I	Negative input voltage pin
V <sub>OCM</sub>	2	I	Output common-mode control voltage pin
V <sub>OUT+</sub>	4	O	Positive output voltage pin
V <sub>OUT-</sub>	5	O	Negative output voltage pin

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT
$\pm V_S$	Supply Voltage		$\pm 16.5$	V
$V_I$	Input Voltage		$\pm V_S$	V
$I_O$	Output Current		150	mA
$V_{ID}$	Differential Input Voltage		$\pm 3$	V
$T_J$	Maximum Junction Temperature		150	°C
	Operating Free-Air Temperature Range	-40	85	°C
$T_{STG}$	Storage Temperature Range	-65	150	°C

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The OPA1632 MSOP-8 package version incorporates a PowerPAD on the underside of the chip. This acts as a heatsink and must be connected to a thermally-dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature, which can permanently damage the device. See TI technical brief [SLMA002](#) for more information about using the PowerPAD thermally-enhanced package.

### 6.2 ESD Ratings

		VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 1000$	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 500$	V
		Machine Model	$\pm 200$	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage ( $V_+ - V_-$ )	Dual	$\pm 2.5$	$\pm 15$	V
	Single	5	30	
$T_A$	C-suffic	-0	70	°C
	I-suffic	.40	85	

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	OPA1632		UNIT	
	D (SOIC)	RGN (MSOP-PowerPAD)		
	8 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	114.5	59.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60.3	57.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	54.8	38.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	14	2.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	43.3	38.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	8.4	°C/W

- For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

 $V_S = \pm 15\text{ V}$ ;  $R_F = 390\ \Omega$ ,  $R_L = 800\ \Omega$ , and  $G = +1$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Offset Voltage</b>						
Input Offset Voltage				$\pm 0.5$	$\pm 3$	mV
	vs Power Supply, dc	$dV_{OS}/dT$		$\pm 5$		$\mu\text{V}/^\circ\text{C}$
	vs Power Supply, dc	PSRR	316	13		$\mu\text{V}/\text{V}$
<b>Input Bias Current</b>						
Input Bias Current	$I_B$			2	6	$\mu\text{A}$
Input Offset Current	$I_{OS}$			$\pm 100$	$\pm 500$	nA
<b>Noise</b>						
Input Voltage Noise		$f = 10\text{ kHz}$		1.3		$\text{nV}/\sqrt{\text{Hz}}$
Input Current Noise		$f = 10\text{ kHz}$		0.4		$\text{pA}/\sqrt{\text{Hz}}$
<b>Input Voltage</b>						
Common-Mode Input Range			$(V^-) + 1.5$		$(V^+) - 1$	V
Common-Mode Rejection Ratio, dc			74	90		dB
<b>Input Impedance</b>						
Input Impedance (each input pin)				$34 \parallel 4$		$\text{M}\Omega \parallel \text{pF}$
<b>Open-Loop Gain</b>						
Open-Loop Gain, dc			66	78		dB
<b>Frequency Response</b>						
Small-Signal Bandwidth	$(V_O = 100\text{ mV}_{PP}, \text{ Peaking} < 0.5\text{ dB})$	$G = +1, R_F = 348\ \Omega$		180		MHz
		$G = +2, R_F = 602\ \Omega$		90		MHz
		$G = +5, R_F = 1.5\text{ k}\Omega$		36		MHz
		$G = +10, R_F = 3.01\text{ k}\Omega$		18		MHz
Bandwidth for 0.1dB Flatness		$G = +1, V_O = 100\text{ mV}_{PP}$		40		MHz
Peaking at a Gain of 1		$V_O = 100\text{ mV}_{PP}$		0.5		dB
Large-Signal Bandwidth		$G = +2, V_O = 20\text{ V}_{PP}$		800		kHz
Slew Rate (25% to 75% )		$G = +1$		50		$\text{V}/\mu\text{s}$
Rise and Fall Time		$G = +1, V_O = 5\text{-V Step}$		100		ns
Settling Time to	0.1%	$G = +1, V_O = 2\text{-V Step}$		75		ns
	0.01%	$G = +1, V_O = 2\text{-V Step}$		200		ns
Total Harmonic Distortion + Noise	Differential Input/Output	$G = +1, f = 1\text{ kHz}, V_O = 3\text{ V}_{RMS}$	$R_L = 600\ \Omega$		0.0003%	
	Differential Input/Output		$R_L = 2\text{ k}\Omega$		0.000022%	
	Single-Ended In/Differential Out		$R_L = 600\ \Omega$		0.000059%	
	Single-Ended In/Differential Out		$R_L = 2\text{ k}\Omega$		0.000043%	
Intermodulation Distortion	Differential Input/Output	$G = +1, \text{ SMPTE/DIN}, V_O = 2\text{ V}_{PP}$	$R_L = 600\ \Omega$		0.00008%	
	Differential Input/Output		$R_L = 2\text{ k}\Omega$		0.00005%	
	Single-Ended In/Differential Out		$R_L = 600\ \Omega$		0.0001%	
	Single-Ended In/Differential Out		$R_L = 2\text{ k}\Omega$		0.0007%	
Headroom		$\text{THD} < 0.01\%, R_L = 2\text{ k}\Omega$		20.0		$V_{PP}$
<b>Output</b>						
Voltage Output Swing		$R_L = 2\text{ k}\Omega$	$(V^+) - 1.9$		$(V^-) + 1.9$	V
		$R_L = 800\ \Omega$	$(V^+) - 4.5$		$(V^-) + 4.5$	V
Short-Circuit Current $I_{SC}$	Sourcing		+50	85		mA
	Sinking		-60	85		
Closed-Loop Output Impedance		$G = +1, f = 100\text{ kHz}$		0.3		$\Omega$

**Electrical Characteristics (continued)**
 $V_S = \pm 15\text{ V}$ ;  $R_F = 390\ \Omega$ ,  $R_L = 800\ \Omega$ , and  $G = +1$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Power-Down<sup>(1)</sup></b>					
Enable Voltage Threshold			(V-) + 2		V
Disable Voltage Threshold			(V-) + 0.8		V
Shutdown Current	$V_{ENABLE} = -15\text{ V}$		0.85		mA
Turn-On Delay	Time for $I_Q$ to Reach 50%		2		$\mu\text{s}$
Turn-Off Delay	Time for $I_Q$ to Reach 50%		2		$\mu\text{s}$
<b>Power Supply</b>					
Specified Operating Voltage			$\pm 15$	$\pm 16$	V
Operating Voltage		$\pm 2.5$			V
Quiescent Current $I_Q$	Per Channel		14	17.1	mA
<b>Temperature Range</b>					
Specified Range		-40		+85	$^{\circ}\text{C}$
Operating Range		-40		+125	$^{\circ}\text{C}$
Storage Range		-65		+150	$^{\circ}\text{C}$

(1) Amplifier has internal 50-k $\Omega$  pull-up resistor to  $V_{CC+}$  pin. This enables the amplifier with no connection to shutdown pin.

## 6.6 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{ V}$ , and  $R_L = 2\text{ k}\Omega$  (unless otherwise noted)




Figure 1. THD + Noise vs Frequency




Figure 2. THD + Noise vs Frequency




Figure 3. THD + Noise vs Output Voltage




Figure 4. THD + Noise vs Output Voltage




Figure 5. Intermodulation Distortion vs Output Voltage






Figure 6. Intermodulation Distortion vs Output Voltage

**Typical Characteristics (continued)**


at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 15\text{ V}$ , and  $R_L = 2\text{ k}\Omega$  (unless otherwise noted)




**Figure 7. Voltage Noise vs Frequency**



**Figure 8. Current Noise vs Frequency**



**Figure 9. Output Voltage vs Differential Load Resistance**



**Figure 10. Output Impedance vs Frequency**



## 7 Detailed Description

### 7.1 Overview

#### 7.1.1 Fully-Differential Amplifiers

The OPA1632 is a fully differential amplifier. Differential signal processing offers a number of performance advantages in high-speed analog signal processing systems, including immunity to external common-mode noise, suppression of even-order nonlinearities, and increased dynamic range. Fully-differential amplifiers not only serve as the primary means of providing gain to a differential signal chain, but also provide a monolithic solution for converting single-ended signals into differential signals allowing for easy, high-performance processing.

A standard configuration for the device is shown in Figure 11. The functionality of a fully differential amplifier can be imagined as two inverting amplifiers that share a common noninverting terminal (though the voltage is not necessarily fixed). For more information on the basic theory of operation for fully differential amplifiers, refer to the Texas Instruments *Fully Differential Amplifiers* application note (SLOA054), available for download from the TI web site ([www.ti.com](http://www.ti.com)).






Figure 11. Typical ADC Circuit

## 7.2 Functional Block Diagram



## 7.3 Feature Description

Figure 12 and Figure 13 depict the differences between the operation of the OPA1632 fully-differential amplifier in two different modes. Fully-differential amplifiers can work with differential input or can be implemented as single in/differential out.



Note: For proper operation, maintain symmetry by setting  $R_{f1} = R_{f2} = R_f$  and  $R_{(g)1} = R_{(g)2} = R_{(g)} \Rightarrow A = R_f/R_{(g)}$

**Figure 12. Amplifying Differential Signals**

## Feature Description (continued)




Figure 13. Single In With Differential Out

## 7.4 Device Functional Modes

### 7.4.1 Shutdown Function

The shutdown (enable) function of the OPA1632 is referenced to the negative supply of the operational amplifier. A valid logic low (< 0.8 V above negative supply) applied to the enable pin (pin 7) disables the amplifier output. Voltages applied to pin 7 that are greater than 2 V above the negative supply place the amplifier output in an active state, and the device is enabled. If pin 7 is left disconnected, an internal pull-up resistor enables the device. Turn-on and turn-off times are approximately 2  $\mu$ s each.

Quiescent current is reduced to approximately 0.85 mA when the amplifier is disabled. When disabled, the output stage is *not* in a high-impedance state. Thus, the shutdown function cannot be used to create a multiplexed switching function in series with multiple amplifiers.

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 Output Common-Mode Voltage

The output common-mode voltage pin sets the dc output voltage of the OPA1632. A voltage applied to the  $V_{OCM}$  pin from a low-impedance source can be used to directly set the output common-mode voltage. For a  $V_{OCM}$  voltage at mid-supply, make no connection to the  $V_{OCM}$  pin.

Depending on the intended application, a decoupling capacitor is recommended on the  $V_{OCM}$  node to filter any high-frequency noise that could couple into the signal path through the  $V_{OCM}$  circuitry. A 0.1- $\mu\text{F}$  or 1- $\mu\text{F}$  capacitor is generally adequate.

Output common-mode voltage causes additional current to flow in the feedback resistor network. Since this current is supplied by the output stage of the amplifier, this creates additional power dissipation. For commonly-used feedback resistance values, this current is easily supplied by the amplifier. The additional internal power dissipation created by this current may be significant in some applications and may dictate use of the MSOP PowerPAD package to effectively control self-heating.

##### 8.1.1.1 Resistor Matching

Resistor matching is important in fully-differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistor. CMRR, PSRR, and cancellation of the second-harmonic distortion diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

$V_{OCM}$  sets the dc level of the output signals. If no voltage is applied to the  $V_{OCM}$  pin, it is set to the midrail voltage internally defined as:

$$\frac{(V_{CC+}) + (V_{CC-})}{2} \quad (1)$$

In the differential mode, the  $V_{OCM}$  on the two outputs cancel each other. Therefore, the output in the differential mode is the same as the input in the gain of 1.  $V_{OCM}$  has a high bandwidth capability up to the typical operation range of the amplifier. For the prevention of noise going through the device, use a 0.1- $\mu\text{F}$  capacitor on the  $V_{OCM}$  pin as a bypass capacitor. The [Functional Block Diagram](#) shows the simplified diagram of the OPA1632.

## 8.2 Typical Application

Figure 14 shows the OPA1632 used as a differential-output driver for the PCM1804 high-performance audio ADC.




Figure 14. ADC Driver for Professional Audio

### 8.2.1 Design Requirements

Table 1 shows example design parameters and values for the typical application design example in Figure 12.

Table 1. Design Parameters

DESIGN PARAMETERS	VALUE
Supply voltage	±2.5 V to ±15 V
Amplifier topology	Voltage feedback
Output control	DC coupled with output common mode control capability
Filter requirement	500 kHz, Multiple feedback low pass filter

### 8.2.2 Detailed Design Procedure

Supply voltages of ±15 V are commonly used for the OPA1632. The relatively low input voltage swing required by the ADC allows use of lower power-supply voltage, if desired. Power supplies as low as ±8 V can be used in this application with excellent performance. This reduces power dissipation and heat rise. Power supplies should be bypassed with 10-μF tantalum capacitors in parallel with 0.1-μF ceramic capacitors to avoid possible oscillations and instability.

The  $V_{COM}$  reference voltage output on the PCM1804 ADC provides the proper input common-mode reference voltage (2.5 V). This  $V_{COM}$  voltage is buffered with op amp  $A_2$  and drives the output common-mode voltage pin of the OPA1632. This biases the average output voltage of the OPA1632 to 2.5 V.


The signal gain of the circuit is generally set to approximately 0.25 to be compatible with commonly-used audio line levels. Gain can be adjusted, if necessary, by changing the values of  $R_1$  and  $R_2$ . The feedback resistor values ( $R_3$  and  $R_4$ ) should be kept relatively low, as indicated, for best noise performance.

$R_5$ ,  $R_6$ , and  $C_3$  provide an input filter and charge glitch reservoir for the ADC. The values shown are generally satisfactory. Some adjustment of the values may help optimize performance with different ADCs.


It is important to maintain accurate resistor matching on  $R_1/R_2$  and  $R_3/R_4$  to achieve good differential signal balance. Use 1% resistors for highest performance. When connected for single-ended inputs (inverting input grounded, as shown in Figure 14), the source impedance must be low. Differential input sources must have well-balanced or low source impedance.

Capacitors  $C_1$ ,  $C_2$ , and  $C_3$  should be chosen carefully for good distortion performance. Polystyrene, polypropylene, NPO ceramic, and mica types are generally excellent. Polyester and high-K ceramic types such as Z5U can create distortion.

**8.2.3 Application Curves**



**Figure 15. THD + Noise vs Output Voltage**



**Figure 16. THD + Noise vs Output Voltage**

## 9 Power Supply Recommendations

The OPA1632 device was designed to be operated on power supplies ranging from  $\pm 2.5$  V to  $\pm 15$  V. Single power supplies ranging from 5 V to 30 V can also be used. TI recommends using power-supply accuracy of 5%, or better. When operated on a board with high-speed digital signals, it is important to provide isolation between digital signal noise and the analog input pins. The OPA1632 is connected to power supplies through pin 3 ( $V_{CC+}$ ) and pin 6 ( $V_{CC-}$ ). Each supply pin should be decoupled to GND as close to the device as possible with a low-inductance, surface-mount ceramic capacitor of approximately 10 nF. When vias are used to connect the bypass capacitors to a ground plane the vias should be configured for minimal parasitic inductance. One method of reducing via inductance is to use multiple vias. For broadband systems, two capacitors per supply pin are advised.

To avoid undesirable signal transients, the OPA1632 device should not be powered on with large inputs signals present. Careful planning of system power on sequencing is especially important to avoid damage to ADC inputs when an ADC is used in the application.

## 10 Layout

### 10.1 Layout Guidelines

1. The PowerPAD is electrically isolated from the silicon and all leads. Connecting the PowerPAD to any potential voltage between the power-supply voltages is acceptable, but it is recommended to tie to ground because it is generally the largest conductive plane.
2. Prepare the PCB with a top-side etch pattern, as shown in Figure 17. There should be etch for the leads as well as etch for the thermal pad.
3. Place five holes in the area of the thermal pad. These holes should be 13 mils (0,03302 cm) in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
4. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. These vias help dissipate the heat generated by the OPA1632 IC, and may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
5. Connect all holes to the internal ground plane.
6. When connecting these holes to the plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the OPA1632 PowerPAD package should make their connection to the internal plane with a complete connection around the entire circumference of the plated-through hole.
7. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
8. Apply solder paste to the exposed thermal pad area and all of the IC terminals.

With these preparatory steps in place, the IC is simply placed in position and runs through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.




Figure 17. PowerPAD PCB Etch and Via Pattern

#### 10.1.1 PowerPAD Design Considerations

The OPA1632 is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted (see Figure 18(a) and Figure 18(b)). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package (see Figure 18(c)). Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.




Figure 18. Views of the Thermally-Enhanced Package



**Layout Guidelines (continued)**

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad must be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device. Soldering the PowerPAD to the printed circuit board (PCB) is always required, even with applications that have low power dissipation. It provides the necessary thermal and mechanical connection between the lead frame die pad and the PCB.

**10.1.2 Power Dissipation And Thermal Considerations**

The OPA1632 does not have thermal shutdown protection. Take care to assure that the maximum junction temperature is not exceeded. Excessive junction temperature can degrade performance or cause permanent damage. For best performance and reliability, assure that the junction temperature does not exceed 125°C.


The thermal characteristics of the device are dictated by the package and the circuit board. Maximum power dissipation for a given package can be calculated using the following formula:

$$P_{DMax} = \frac{T_{Max} - T_A}{\theta_{JA}}$$

where:

- $P_{DMax}$  is the maximum power dissipation in the amplifier (W)
- $T_{Max}$  is the absolute maximum junction temperature (°C)
- $T_A$  is the ambient temperature (°C)
- $\theta_{JA} = \theta_{JC} + \theta_{CA}$
- $\theta_{JC}$  is the thermal coefficient from the silicon junctions to the case (°C/W)
- $\theta_{CA}$  is the thermal coefficient from the case to ambient air (°C/W)

For systems where heat dissipation is more critical, the OPA1632 is offered in an MSOP-8 with PowerPAD. The thermal coefficient for the MSOP PowerPAD (DGN) package is substantially improved over the traditional SO package. Maximum power dissipation levels are depicted in Figure 19 for the two packages. The data for the DGN package assume a board layout that follows the PowerPAD layout guidelines.



**Figure 19. Maximum Power Dissipation vs Ambient Temperature**

## 10.2 Layout Example




Figure 20. Example Layout

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

##### Related Products

PRODUCT	DESCRIPTION
<a href="#">OPAx134</a>	High-Performance Audio Amplifiers
<a href="#">OPA627/OPA637</a>	Precision High-Speed DiFET Amplifiers
<a href="#">OPAx227/OPAx228</a>	Low-Noise Bipolar Amplifiers

### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.5 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

### 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA1632D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1632	<a href="#">Samples</a>
OPA1632DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1632	<a href="#">Samples</a>
OPA1632DGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	1632	<a href="#">Samples</a>
OPA1632DGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	1632	<a href="#">Samples</a>
OPA1632DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	1632	<a href="#">Samples</a>
OPA1632DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA 1632	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1632DGNR	MSOP-Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA1632DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA1632DGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
OPA1632DR	SOIC	D	8	2500	367.0	367.0	38.0



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.  
 D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.  
 E. Reference JEDEC MS-012 variation AA.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Falls within JEDEC MO-187 variation AA-T

PowerPAD is a trademark of Texas Instruments.

DGN (S-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.