## **Complementary Power Transistors**

**DPAK For Surface Mount Applications** 

### MJD31 (NPN), MJD32 (PNP)

Designed for general purpose amplifier and low speed switching applications.

#### **Features**

- Lead Formed for Surface Mount Applications in Plastic Sleeves
- Straight Lead Version in Plastic Sleeves ("1" Suffix)
- Lead Formed Version in 16 mm Tape and Reel ("T4" Suffix)
- Electrically Similar to Popular TIP31 and TIP32 Series
- Epoxy Meets UL 94, V-0 @ 0.125 in
- NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### **MAXIMUM RATINGS**

Rating	Symbol	Max	Unit
Collector–Emitter Voltage MJD31, MJD32 MJD31C, MJD32C	V <sub>CEO</sub>	40 100	Vdc
Collector-Base Voltage MJD31, MJD32 MJD31C, MJD32C	V <sub>CB</sub>	40 100	Vdc
Emitter-Base Voltage	$V_{EB}$	5.0	Vdc
Collector Current - Continuous	I <sub>C</sub>	3.0	Adc
Collector Current - Peak	I <sub>CM</sub>	5.0	Adc
Base Current	Ι <sub>Β</sub>	1.0	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	15 0.12	W W/°C
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	1.56 0.012	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C
ESD - Human Body Model	HBM	3B	V
ESD – Machine Model	MM	С	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	8.3	°C/W
Thermal Resistance, Junction-to-Ambient*	$R_{\theta JA}$	80	°C/W
Lead Temperature for Soldering Purposes	TL	260	°C

<sup>\*</sup>These ratings are applicable when surface mounted on the minimum pad sizes recommended.




#### ON Semiconductor®

www.onsemi.com

# SILICON POWER TRANSISTORS 3 AMPERES 40 AND 100 VOLTS 15 WATTS

#### **COMPLEMENTARY**








DPAK CASE 369C STYLE 1

IPAK CASE 369D STYLE 1

#### MARKING DIAGRAMS





DPAK

A = Site Code
Y = Year
WW = Work Week
xx = 1, 1C, 2, or 2C
G = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (Note 1) (I <sub>C</sub> = 30 mAdc, I <sub>B</sub> = 0) MJD31, MJD32 MJD31C, MJD32C	V <sub>CEO(sus)</sub>	40 100	- -	Vdc
Collector Cutoff Current (V <sub>CE</sub> = 40 Vdc, I <sub>B</sub> = 0) MJD31, MJD32 (V <sub>CE</sub> = 60 Vdc, I <sub>B</sub> = 0) MJD31C, MJD32C	I <sub>CEO</sub>	-	50 50	μAdc
Collector Cutoff Current (V <sub>CE</sub> = Rated V <sub>CEO</sub> , V <sub>EB</sub> = 0)	ICES	-	20	μAdc
Emitter Cutoff Current (V <sub>BE</sub> = 5 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	-	1	mAdc
ON CHARACTERISTICS (Note 1)				
DC Current Gain ( $I_C = 1$ Adc, $V_{CE} = 4$ Vdc) ( $I_C = 3$ Adc, $V_{CE} = 4$ Vdc)	h <sub>FE</sub>	25 10	- 50	
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 3 Adc, I <sub>B</sub> = 375 mAdc)	V <sub>CE(sat)</sub>	-	1.2	Vdc
Base-Emitter On Voltage (I <sub>C</sub> = 3 Adc, V <sub>CE</sub> = 4 Vdc)	V <sub>BE(on)</sub>	-	1.8	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain – Bandwidth Product (Note 2) $(I_C = 500 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f_{test} = 1 \text{ MHz})$	f <sub>T</sub>	3	-	MHz
Small-Signal Current Gain (I <sub>C</sub> = 0.5 Adc, V <sub>CE</sub> = 10 Vdc, f = 1 kHz)	h <sub>fe</sub>	20	-	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


1. Pulse Test: Pulse Width  $\leq 300~\mu s$ , Duty Cycle  $\leq 2\%$ .

2.  $f_T = |h_{fe}| \bullet f_{test}$ .

#### TYPICAL CHARACTERISTICS

+11 V

0 -



 $\rm R_B$  and  $\rm R_C$  VARIED TO OBTAIN DESIRED CURRENT LEVELS D<sub>1</sub> MUST BE FAST RECOVERY TYPE, e.g.: 1N5825 USED ABOVE I<sub>B</sub>  $\approx$  100 mA MSD6100 USED BELOW I<sub>B</sub>  $\approx$  100 mA REVERSE ALL POLARITIES FOR PNP.

 $R_B$ 

51

**★** D₁

-4 V

25 μs

 $t_{\text{r}},\,t_{\text{f}} \leq 10 \text{ ns}$ 

**DUTY CYCLE = 1%** 


V<sub>CC</sub> +30 V

 $\mathsf{R}_\mathsf{C}$ 

**SCOPE** 

Figure 1. Power Derating

Figure 2. Switching Time Test Circuit






Figure 3. Turn-On Time

Figure 4. Turn-Off Time





Figure 5. Thermal Response

#### TYPICAL CHARACTERISTICS - MJD31, MJD31C (NPN)



#### TYPICAL CHARACTERISTICS - MJD31, MJD31C (NPN)




Figure 12. Capacitance

Figure 13. Current-Gain-Bandwidth Product





Figure 14. Safe Operating Area

#### TYPICAL CHARACTERISTICS - MJD32, MJD32C (PNP)



#### **TYPICAL CHARACTERISTICS**




Figure 21. Capacitance

Figure 22. Current-Gain-Bandwidth Product




Figure 23. Safe Operating Area

#### **ORDERING INFORMATION**

Device	Package Type	Package	Shipping <sup>†</sup>
MJD31CG	DPAK (Pb-Free)	369C	75 Units / Rail
NJVMJD31CG*	DPAK (Pb-Free)	369C	75 Units / Rail
MJD31C1G	IPAK (Pb-Free)	369D	75 Units / Rail
MJD31CRLG	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
NJVMJD31CRLG*	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
MJD31CT4G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
NJVMJD31CT4G*	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
MJD31T4G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
NJVMJD31T4G*	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
MJD32CG	DPAK (Pb-Free)	369C	75 Units / Rail
NJVMJD32CG*	DPAK (Pb-Free)	369C	75 Units / Rail
MJD32CRLG	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
MJD32CT4G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
NJVMJD32CT4G*	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
MJD32RLG	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
MJD32T4G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
NJVMJD32T4G*	DPAK (Pb-Free)	369C	2,500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>\*</sup>NJV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.


#### **MECHANICAL CASE OUTLINE**





**DATE 15 DEC 2010** 





#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

#### **MARKING DIAGRAMS**

STYLE 1: PIN 1. BASE 2. COLLECTOR **EMITTER** 3 COLLECTOR STYLE 6: PIN 1. MT1 2. MT2 3. GATE STYLE 5: PIN 1. GATE

2. ANODE 3. CATHODE

ANODE

STYLE 2: PIN 1. GATE 2. DRAIN SOURCE 3 4. DRAIN

MT2

4. CATHODE STYLE 7: PIN 1. GATE 2. COLLECTOR

STYLE 3: PIN 1. ANODE


3. EMITTER COLLECTOR

2. CATHODE

3 ANODE

STYLE 4: PIN 1. CATHODE

 ANODE
 GATE 4. ANODE





xxxxxxxxx = Device Code Α = Assembly Location IL = Wafer Lot Υ = Year WW = Work Week

DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	IPAK (DPAK INSERTION M	IOUNT)	PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**DETAIL A** ROTATED 90° CW

#### **DPAK (SINGLE GAUGE)** CASE 369C ISSUE F

**DATE 21 JUL 2015** 

- IOTES. 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES. 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-

- MENSIONS b3, L3 and Z.


  Jimensions b And E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

  MENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.

	INCHES		MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29	BSC
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114	REF	2.90 REF	
L2	0.020	BSC	0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Device Code = Assembly Location Α


= Wafer Lot L Υ = Year WW = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking.

#### SCALE 1:1 Α В -h3 L3 Ζ Ո DETAIL A NOTE 7 **BOTTOM VIEW** C → b2 е SIDE VIEW ⊕ 0.005 (0.13) M C **TOP VIEW** Z Ħ L2 GAUGE C SEATING PLANE **BOTTOM VIEW A1** ALTERNATE CONSTRUCTIONS

STYLE 1: PIN 1. BASE 2. COLLE 3. EMITTI 4. COLLE	ER 3. SO	AIN 2. CAT JRCE 3. ANG	HODE 2. ANODE	STYLE 5: E PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE
STYLE 6: PIN 1. MT1 2. MT2 3. GATE 4. MT2	STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	3. ANODE	STYLE 9: PIN 1. ANODE 2. CATHODE 3. RESISTOR ADJU 4. CATHODE	STYLE 10: PIN 1. CATHODE 2. ANODE UST 3. CATHODE 4. ANODE

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolle	'
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except	, ,
NEW STANDARD:	REF TO JEDEC TO-252	"CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK SINGLE GAUGE SURFACE MOUNT		PAGE 1 OF 2



DOCUMENT	NUMBER:
98AON10527	7D

PAGE 2 OF 2

	<del>,</del>	
ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION. REQ. BY L. GAN	24 SEP 2001
Α	ADDED STYLE 8. REQ. BY S. ALLEN.	06 AUG 2008
В	ADDED STYLE 9. REQ. BY D. WARNER.	16 JAN 2009
С	ADDED STYLE 10. REQ. BY S. ALLEN.	09 JUN 2009
D	RELABELED DRAWING TO JEDEC STANDARDS. ADDED SIDE VIEW DETAIL A. CORRECTED MARKING INFORMATION. REQ. BY D. TRUHITTE.	29 JUN 2010
E	ADDED ALTERNATE CONSTRUCTION BOTTOM VIEW. MODIFIED DIMENSIONS b2 AND L1. CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY I. CAMBALIZA.	06 FEB 2014
F	ADDED SECOND ALTERNATE CONSTRUCTION BOTTOM VIEW. REQ. BY K. MUSTAFA.	21 JUL 2015

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative